

Figure 3

#### Send-Receive




Figure 4



### Remote Read-Write




Figure 5




Figure 6




Figure 7



### Programming Interface




Figure 8



### **Address Translation**




Figure 9

## Address Translation with 4K pages




Figure 10



# Address Translation with 16M pages




Figure 11

### Adapter Identification




Figure 12

#### **Broadcast Function**




Figure 13

### **Processor Interrupts**

### Channel Interrupt Generation




Figure 14

15/29

### **Defined Address Fields**




Figure 15

#### Channel States

Resume




Figure 16



Local Mapping Table (I.MT) Entries




Figure 17

## **Translation Control Elements**

TCE format




Figure 18

Remote Write




Figure 19

Remote Read




Figure 20

Source of Push




Figure 21

Target of push




Figure 22

Source of Pull




Figure 23

#### Target of pull




Figure 24

#### Preload data




Figure 25

#### Branch




Figure 26

#### Path Table Entry




Figure 27

28/52

#### Route Table Entry

byte 4 byte 5 byte 6 byte 7	port	port	port	port
byte 1 byte 2 byte 3	route nibbles	route nibbles	route nilbbles	route nijbbles
byte 0	0000	0000	0000	0000
	path 0	path 1	path 2	the d

Figure 28

**Broadcast Registers** 

	byte 0   byte 1	byte 2	
register 0	lookup table i⊓dex	port	
register 1	lookup table index	port	
register 2	lookup table index	port	
register 3	lookup table index	port	

Figure 29

### Sequence Table Entry

request packets echo byte 2 echo receive receive byte 1 byte 0 send send Remote logical ID from descriptor or incoming packet

response packets

Figure 30




Figure 31




Figure 32




Figure 33




Figure 34




Figure 35




Figure 36




Figure 37

201

SRAM

Processor ← Bus




Figure 39




Figure 40





FIGURE 10. Colony Adapter

From page 32 of the spec - inclusion speculative

## Figure 41






Figure 43





Figure 4.4






Figure 46




Figure 4.7





Figure 4.8






Figure 50